[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] wishbone performance

To: cores@opencores.org
Subject: [oc] wishbone performance
From: paul <paulw@mmail.ath.cx>
Date: Sat, 31 May 2003 15:39:14 -0700
References: <16620566793.20030526130651@teleco.upv.es> <007b01c326de$c8bd7300$1d96c988@2KDCQ9370JSSHAHEEN>
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org
User-Agent: Mozilla/5.0 (X11; U; Linux i386; en-US; rv:1.0.2) Gecko/20030203

Hi

Does anyone have opinion on the performance of wishbone bus?

Thanks


--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

References:
- [oc] VHDL Help...
  - From: =?ISO-8859-15?B?SOljdG9yIE9y824gTWFydO1uZXo=?= <hecormar@teleco.upv.es>
- Re: [oc] VHDL Help...
  - From: Shehryar Shaheen <shehryar.shaheen@ul.ie>

Prev by Date: Re: [oc] Delay and latency ?
Prev by thread: Re: [oc] VHDL Help...
Next by thread: [oc] Verilog 2001 Synthesis and Accelera
Index(es):
- Date
- Thread