[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] Verilog 2001 Synthesis and Accelera

To: cores@opencores.org
Subject: [oc] Verilog 2001 Synthesis and Accelera
From: Joachim Strömbergson<Joachim.Strombergson@InformAsic.com>
Date: Thu, 22 May 2003 11:55:00 +0200
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org
User-Agent: Mozilla/5.0 (X11; U; FreeBSD i386; en-US; rv:1.1) Gecko/20020829

Aloha!

One additional reference might be worth checking out. Cliff Cummings from 
Sunburst have written several great papers. One of them is a paper called 
"Verilog-2001 Behavioral and Synthesis Enhancements":

http://www.sunburst-design.com/papers/CummingsHDLCON2001_Verilog2001_rev1_3.pdf

Also the Accelera home page might be worth browsing for a few minutes:

http://www.accellera.org/

-- 
Med vänlig hälsning, Yours

Joachim Strömbergson - Alltid i harmonisk svängning.
VP, Research & Development
----------------------------------------------------------------------
InformAsic AB / Hugo Grauers gata 5B / SE-411 33 GÖTEBORG / Sweden
Tel: +46 31 68 54 90  Fax: +46 31 68 54 91  Mobile: +46 733 75 97 02
E-mail: joachim.strombergson@informasic.com  Home: www.informasic.com
----------------------------------------------------------------------


--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [oc] Verilog 2001 and SystemVerilog
Next by Date: Re: [oc] Verilog vs VHDL vs Other
Prev by thread: [oc] wishbone performance
Next by thread: [oc] Verilog 2001 and SystemVerilog
Index(es):
- Date
- Thread