Hello! I would like to create a RAM to save incoming serial data and work with it. I know that a CLB has LUTs that in my opinion are the best way to implement memory. But how could we do a VHDL design that uses them and not other logic? Thanks in advance, Leire -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml