[oc] vhdl about hdbn module?

[sunyzs@163.com]

1.could you explain the InsertBBit process?
    InsertBBit: process (Reset_i, Clk_i)
    begin
        if Reset_i = '1' then
            Q5 <= '0';
        elsif rising_edge(Clk_i) then
            if ClkEnable_i = '1' then
                Q5 <= Q4 or (ZeroString and (not ViolationType));
            end if;
        end if;
    end process InsertBBit;
2.what's the meaning of ViolationType?
thx.
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml