[pci] Bus-functional model of PCI master, written in Verilog?

[dbanas@taoofdigital.com]

Hi,

Do you have a bus-functional model of a PCI master, written in Verilog? 
If not, do you know where I might find one?

Thanks,
-David Banas

--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml