hi, i am a newbie for verilog hdl. I have a problem to instance N times of same components in xilinx ise4.1. Here N is a paremeter.It seems the verilog does not support GENERATE like VHDL. please help me ! thank you -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml