[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[cvs-checkins] or1k/or1200/rtl/verilog or1200_spram_1024x32.v ...
CVSROOT: /home/oc/cvs
Module name: or1k
Changes by: simons 03/08/11 15:36:20
Modified files:
or1200/rtl/verilog: or1200_spram_1024x32.v or1200_spram_1024x8.v
or1200_spram_2048x32.v or1200_spram_2048x8.v
or1200_spram_256x21.v or1200_spram_512x20.v
or1200_spram_64x14.v or1200_spram_64x22.v
or1200_spram_64x24.v
Log message:
BIST interface added for Artisan memory instances.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml