CVSROOT: /home/oc/cvs Module name: pci Changes by: tadejm 03/08/21 22:55:32 Modified files: rtl/verilog : pci_target32_interface.v pci_target_unit.v Log message: Corrected bug when writing to FIFO (now it is registered). -- To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml