[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[pci] Sr. PCI Applications Engineer Needed



Title: Sr. PCI Applications Engineer Needed

Hi All -

Below, please find the job description for a Senior PCI Applications Engineer role.  If you or anyone you know who may be a good fit for the role, please have the person send me a copy of their resume'.

Thanks in advance!
Athar

***********************************
Athar Raza
Sr. Manager - Product Applications
Software, IP & Embedded Support
Altera Corporation
121 Innovation Dr.  MS 2101
San Jose CA. 95134
(408) 544-7844 Voice
(408) 981-7187 Mob.
(408) 544-6401 Fax
email: Athar_Raza@altera.com

~~~~~~~~~~~~~~~~~~~
Scope of Position:

As a Senior Applications Engineer, you will be responsible for providing pre and post sales Applications support to customers and the extended sales force for PCI MegaCore related products. This includes, responding to technical inquiries, providing design evaluations and recommendations, supporting design-win activities and creating collaterals like Applications Notes and User Guides.  In addition, you will also be responsible for training customers and other Applications Engineers (Internal and External) on the PCI MegaCore and providing feedback to help improve current and future PCI products.  An ideal candidate should possess excellent written and verbal communication skills, proven track record in the architecture and development of high speed Verilog and/or VHDL designs in FPGAs - as well as good project leadership skills.  Knowledge of upcoming high speed system I/O such as PCI-Express, HyperTransport or RapidIO is a plus.  Prior experience with FPGA tools and devices is highly desirable.


Job Requirements:      

1. BSEE with 5-8 years design experience.  MSEE is highly desirable.
2. In-depth knowledge of high speed interface design in FPGA such as PCI, PCI-X, PCI-Express, HyperTransport and other emerging I/O interface standards.

3. Experience designing with FPGAs and/or ASICs (RTL Coding), EDA tools, Synthesis, Verification, VHDL and/or Verilog, timing optimization and fitting into FPGA devices is required.  Knowledge of Altera FLEX, APEX & Stratix architectures is a plus, but not required. 

4. Experience in project leadership and good engineering development practices and documentation.
5. Excellent verbal and written communications skills.  

~~~~~~~~~~~~~~~~~~~

<<Sr PCI AE Req.doc>>


Sr PCI AE Req.doc