[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[openrisc] help! my first run sim
below is the log, it seemed no code is read in the memory, what's the matter?
#############################################################
[root@Leonidas run]# orsim -f ../../sw/support/sim.cfg \
./../sw/basic/basic-nocache.or32
Reading script file from '../../sw/support/sim.cfg'...
Verbose on, simdebug on, interactive prompt off
Machine initialization...
Clock cycle: 10ns
Data cache present.
Insn cache tag present.
BPB simulation off.
BTIC simulation off.
F0000000 00800000 (8192 KB): FLASH (activated by CE0; read delay = 10cyc, write delay =
-1cyc)
00000000 04000000 (65536 KB): RAM (activated by CE1; read delay = 1cyc, write delay =
2cyc)
04000000 00400000 (4096 KB): SRAM (activated by CE2; read delay = 1cyc, write delay =
2cyc)
Building automata... done, num uncovered: 0/212.
Parsing operands data... done.
OPENING SPRLOG
loadcode: filename ../../sw/basic/basic-nocache.or32 startaddr=0 virtphy_transl=0
Not COFF file format
ELF type: 0x0002
ELF machine: 0x8472
ELF version: 0x00000001
ELF sec = 15
Section: .reset, vaddr: 0x04000000, paddr: 0x04000000, offset: 0x00002000, size:
0x000001a0
Section: .text, vaddr: 0x040001a0, paddr: 0x040001a0, offset: 0x000021a0, size:
0x00000974
Section: .data, vaddr: 0x00002000, paddr: 0x04000b14, offset: 0x00003000, size:
0x00000034
Resetting Tick Timer.
Resetting Power Management.
Resetting PIC.
Resetting memory controller.
Starting at 0x00000000
reset ...
Exception 0x100 (Reset) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x4
# "I press Ctrl-C here"
(sim) dm 0x04000000
04000000: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
04000010: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
04000020: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
04000030: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
(sim) dm 0
00000000: (_vec_start)00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000010: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000020: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00000030: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
(sim)
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml