Re: [openrisc] data cache and or1ksim

[Simon Srot <simons@opencores.org>]

Hi,

I don't know exactly what you are talking about, but there is no
difference between load/store operations that are used for accessing
stack and load/store for everything else (there is only one set of
load/store operations).

Simon

javier_castillo_villar@yahoo.es wrote:
> 
> Hi:
> 
>    I am simulating some programs over or1ksim and getting some results
> about caches.
> When I use a data cache I observe that memory operations against the
> stack dont pass trough the cache.
> Is this correct?
> Since the compiler make all the oparations againts the stack whats the
> sense of use a data cache?
> 
> Thanks
> --
> To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml