RE: [ethmac] signal MRxDv

[jan.boril@asicentrum.cz]

----- Original Message ----- 
From: zou.yixin@z...  
To: ethmac@o...  
Date: Wed, 17 Oct 2001 09:45:56 +0800 
Subject: RE: [ethmac] signal MRxDv 

>  
> Hi, 
> Thanks. 
>  
> I think, 
> When a port is transmitting,if loopback is set,then RxDv is 
> asserted, 
> otherwise,it will not be asserted.If other ports are transmitting 
> too, 
> then signal Col will asserted and RxDv will not be asserted. 
> Am i right. 
>  
> Thanks, 
> yxzhou 
>  
>  
>  
>  
>  
> 
> 请响应 到 ethmac@o...  
> 
> 发件人: owner-ethmac@o...   
> 
> 收件人: <ethmac@o... > 
> 抄送:  
> 主题: RE: [ethmac] signal MRxDv 
>  
> 
>  Yes it might. 
>  
>  have a nice day 
>  
>  Illan 
>  
>  -----Original Message----- 
>  From: zou.yixin@z...  [mailto:zou.yixin@z... ] 
>  Sent: Sunday, October 14, 2001 10:34 PM 
>  To: ethmac@o...  
>  Subject: [ethmac] signal MRxDv 
>  
>  
>  
>  hello, 
>  
>  Is sigal MRxDv (from phy) asserted when the port is transmitting 
> ? 
>  
>  Tell me plz if you know the answer. 
>  Thanks, 
>  yxzhou 
>  
>  -- 
>  To unsubscribe from ethmac mailing list please visit 
> http://www.opencores.org/mailinglists.shtml 
>  
 > 
 > 
 > 

 Hi 

 I am not sure about that. 
The assertetion of the MRxDv signal depends on topology. When stations 
share one bus. MRxDv signal is asserted when station is transmitting.
But this
isnot  important because the Transmitter and the Receiver are
independent. They 
have different clock. 

Have nice day

Honza


 
--
To unsubscribe from ethmac mailing list please visit http://www.opencores.org/mailinglists.shtml