[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/orp/orp_soc/rtl/verilog/or1200 or1200_dpr ...



CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	lampret	03/04/07 00:21:24

Modified files:
	orp/orp_soc/rtl/verilog/or1200: or1200_dpram_32x32.v 
	                                or1200_spram_1024x32.v 
	                                or1200_spram_1024x8.v 
	                                or1200_spram_2048x32.v 
	                                or1200_spram_2048x8.v 
	                                or1200_spram_256x21.v 
	                                or1200_spram_512x20.v 
	                                or1200_spram_64x14.v 
	                                or1200_spram_64x22.v 
	                                or1200_spram_64x24.v 
	                                or1200_tpram_32x32.v 

Log message:
	Added Altera LPM RAMs. Changed generic RAM output when OE inactive.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml