[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/rtl/verilog pci_tpram.v wb_tpram.v



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	mihad	02/08/19 15:51:37

Modified files:
	rtl/verilog    : pci_tpram.v wb_tpram.v 

Log message:
	Extracted distributed RAM module from wb/pci_tpram.v to its own file, got rid of undef directives
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml