[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/rtl/verilog async_reset_flop.v



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	mihad	02/08/14 15:44:21

Modified files:
	rtl/verilog    : async_reset_flop.v 

Log message:
	Include statement was enclosed in synosys translate off/on directive - repaired
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml