[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/mp3/rtl/verilog/or1200 or1200_sprs.v



CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	lampret	02/01/19 10:27:54

Modified files:
	mp3/rtl/verilog/or1200: or1200_sprs.v 

Log message:
	SR[TEE] should be zero after reset.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml