[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] uart16550/rtl/verilog uart_regs.v uart_receive ...



CVSROOT:	/home/oc/cvs
Module name:	uart16550
Changes by:	mohor	01/12/20 14:25:46

Modified files:
	rtl/verilog    : uart_regs.v uart_receiver.v uart_fifo.v 

Log message:
	rx push changed to be only one cycle wide.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml