CVSROOT: /home/oc/cvs Module name: uart16550 Changes by: mohor 01/11/12 15:57:27 Modified files: rtl/verilog : uart_regs.v Log message: ti_int_pnd error fixed. -- To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml