[oc] Transfering data via I2C Master Core

["matija habek" <mhabek@net.hr>]

Hello.
I have problems with sending data via I2C Master Core.Can somebody tell me,
which registers must I initialise and which bit's in register's too, every step
please.
Which Wishbone signal mus I assert?How many clock cycles must I use for initialisation
registers?Can somebody send me a example of SCF Wavewform file for simulation
in VHDL if thats not a problem?
Thanks.
Respects,Matija from Croatia

--
Besplatni e-mail - http://webmail.iskon.hr/
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml