[oc] Verilog

["Ho, Wen Jei x4297" <who1@rockwellcollins.com>]

Somebody in OpenCore wrote something like:

A <= B & C | D & E & (~F | F & G) & ~H;

Could Verilog guru put in "(" and ")" for me?

 

Thanks, Wen