[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: [oc] FPGA constraint problem
You don;t have to use only GCLKIO, you can also use regular IO.
look on the msg Xilinx tell you it will also give you a way to "solve" the
problem of feeding a GCLK from any IO.
it is a line you need to add to your environment.
have a nice day
Illan
-----Original Message-----
From: ckh827@hotmail.com [mailto:ckh827@hotmail.com]
Sent: Wednesday, October 30, 2002 12:58 PM
To: cores@opencores.org
Subject: [oc] FPGA constraint problem
I'm currently trying test my I2C .vhd project. But, when I tried to do
the contraints on my spartan2 fpga. it gives me error that I have to use
SCL as GCLKIOB.
Do I really need to tie the SCL pin to one of the GCK?
Can I contrains the SCL to any other port?
--
To unsubscribe from cores mailing list please visit
http://www.opencores.org/mailinglists.shtml
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml