[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] I2C Core update

To: Henrikc@aol.com, cores@opencores.org, gm.iles@ic.ac.uk, BWilson@JNI.com, stma@pol.ac.uk
Subject: [oc] I2C Core update
From: Richard Herveille <richard@asics.ws>
Date: Mon, 24 Sep 2001 14:46:06 +0200
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org

Hi all,

I2C has been updated:

1) The I2C directory structure has been updated to conform to the new 
structure.
2) A Verilog version has been added.
3) The core has undergone some changes (Only Verilog version)
3a) The wishbone databus size has been reduced to 8bit
3b) Fixed reported i2c_ack bug
3c) Fixed unreported I2C_STOP bug
3d) Added testbench

Richard

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [oc] Suggestion for all Verilog designers
Next by Date: [oc] free VHDL simulator?
Prev by thread: Re: [oc] free VHDL simulator?
Next by thread: [oc] Suggestion for all Verilog designers
Index(es):
- Date
- Thread