RE: [oc] ATA-3 IP-Core

[Richard Herveille <richard@asics.ws>]

Hi Jim,

A lot of blocks can be reused from the OCIDEC-3 core (the PIO system & the 
multi/single-word DMA system). New block have to be written for the UDMA 
system and an intermediate between the UDMA and Multi-/Singleword DMA 
systems. Also some registers need to be added / updated.

Richard

>Thanks again,
>
>I'm unfamiliar with the workings of an IDE interface.
>Is there anything I could do to help with the OCIDEC-4 core?
>Are the internal blocks broken down/defined where I could maybe help with
>coding?
>Is it a whole new module or an addition to OCIDEC-3?
>How much effort is there yet to go?
>
>Jim
>
>+
>-----Original Message-----
>From: Richard Herveille [mailto:richard@asics.ws]
>Sent: Tuesday, August 14, 2001 4:55 AM
>To: cores@opencores.org
>Subject: RE: [oc] ATA-3 IP-Core
>
>
>
> >Richard,
> >Thanks for the info.  Any guess as to a timeframe for when OCIDEC-4 might
>be
> >avail & the transfer speed supported?
>
>There's currently no design effort for the OCIDEC-4 core. I am swamped with
>work right now. But it will become available. Because the cores use user
>programmable timings, it should support the fastest UDMA mode available at
>that time (currently UDMA-100). Which will be, in my humble opinion, the
>fastest transfer-rate for a long time. Because 100Mbytes per sec. is about
>the max. throughput for a standard PCI bus.
>
>Richard
>
>
> >Jim
> >
> >-----Original Message-----
> >From: Richard Herveille [mailto:richard@asics.ws]
> >Sent: Saturday, August 11, 2001 6:35 AM
> >To: cores@opencores.org
> >Subject: Re: [oc] ATA-3 IP-Core
> >
> >
> >
> >Hi Jim,
> >
> >The core is ATA/ATAPI-5 compliant. But it does not support UDMA. This would
> >be the OCIDEC-4 core (which is still under revision). It does support
> >single and multiword DMA transfers.
> >
> >Richard
> >
> > >Richard,
> > >
> > >Would you clarify for me the speed of the existing ATA Core's OCIDEC-3
> > >Interface.
> > >I'm not clear whether the core is ATA/ATAPI-3 or ATA/ATAPI-5 capable.
> > >If we connect it to a new ATA-100 compatible HD, what is the data
>transfer
> > >speed we can expect?
> > >
> > >Thanks,
> > >Jim
> > >
> > >
> > >
> > >
> > >Jim Kjendalen
> > >Hardware Engineer
> > >Adaptive Micro-Ware, Inc.
> > >6917 Innovation Blvd.
> > >Fort Wayne, IN  46818
> > >Phone:  (219) 489-0046 ext. 270
> > >Fax:  (219) 489-8087
> > >jimkje@adaptivemicro.com
> > >
> > >--
> > >To unsubscribe from cores mailing list please visit
> > >http://www.opencores.org/mailinglists.shtml
> >
> >--
> >To unsubscribe from cores mailing list please visit
> >http://www.opencores.org/mailinglists.shtml
> >--
> >To unsubscribe from cores mailing list please visit
> >http://www.opencores.org/mailinglists.shtml
>
>--
>To unsubscribe from cores mailing list please visit
>http://www.opencores.org/mailinglists.shtml
>--
>To unsubscribe from cores mailing list please visit 
>http://www.opencores.org/mailinglists.shtml

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml