dear sir
iam working on ethernet core that has to be implemented on an altera fpga.
i want some details about the logical link layer and its block diagram description.
i have an electronics degree and conversant with vhdl on both altera and xilinx tools.
please help me out.
thanking you sir
Harsha.R
Trainee engineer
Larsen&Toubro ltd
Mysore