[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] USB Core

To: <usb@opencores.org>, <cores@opencores.org>
Subject: [oc] USB Core
From: Rudolf Usselmann <rudi@asics.ws>
Date: Sat, 30 Dec 2000 14:22:16 +0700
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org
User-Agent: Microsoft-Outlook-Express-Macintosh-Edition/5.02.2022


I have started the development of USB cores. First I will design a
USB function core, later a UCB host core. All of my designs (as always)
will be in Verilog.

I will be publishing a proposed specification within the next 2 weeks.

If you are interested in it and other USB activities/discussion, please
join the USB forum.

rudi

Prev by Date: Re: [oc] Internal IP Bus (was ATA-3 (EIDE) Opencore)
Next by Date: Re: [oc] USB Core
Prev by thread: Re: [oc] Wishbus Bus
Next by thread: Re: [oc] USB Core
Index(es):
- Date
- Thread