[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[oc] synch DRAM controller

To: <cores@opencores.org>
Subject: [oc] synch DRAM controller
From: "Daniel Roth" <daniel.roth@crc.ch.abb.com>
Date: Wed, 29 Mar 2000 15:04:02 +0200
Importance: Normal
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org

what is the cost for using the SDRAM CORE (ALTERA 10K) Code for one
application ???

best regards
daniel roth

Follow-Ups:
- Re: [oc] synch DRAM controller
  - From: "Damjan Lampret" <lampret@opencores.org>

Prev by Date: Re: [oc] About VHDL
Next by Date: Re: [oc] Interested in helping out
Prev by thread: Re: [oc] Ethernet MAC
Next by thread: Re: [oc] synch DRAM controller
Index(es):
- Date
- Thread